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(57) ABSTRACT 
Systems and methods for back-of-die, through-wafer 
guided-wave optical clock distribution systems (networks) 
are disclosed. A representative back-of-die, through-wafer 
guided-wave optical clock distribution system includes an 
integrated circuit device with a first cladding layer disposed 
on the back-side of the integrated circuit device, and an core 
layer disposed on the first cladding layer. The core layer, the 
first cladding layer, or the second cladding layer can include, 
but is not limited to, vertical-to-horizontal input diffraction 
gratings, a horizontal-to-horizontal diffraction gratings, and 
horizontal-to-vertical output diffraction gratings. 
39 Claims, 4 Drawing Sheets 
D-<1111-··· 
C-C Cross Section 
US 7,016,569 B2 
Page 2 
U.S. PATENT DOCUMENTS 
6,330,265 Bl* 
6,351,576 Bl * 
6,690,851 Bl * 
6,829,286 Bl* 
2002/0067882 Al * 
2003/0012539 Al * 
2003/0034538 Al * 
12/2001 Kinoshita ... .. ... ... ... ... .. . 372/50 
2/2002 Ding ........................... 385/14 
2/2004 Guilfoyle ..................... 385/18 
12/2004 Guilfoyle et al. ........... 372/108 
6/2002 Guilfoyle ..................... 385/24 
1/2003 Mule' et al. ................ 385/129 
2/2003 Brophy et al. .............. 257/444 
OIBER PUBLICATIONS 
C. Zhao, R. Chen, "Performance Consideration of Three-
Dimensional Optoelectronic for Intra-Multichip-Module 
Clock Signal Distribution," Applied Optics, vol. 36, No. 12, 
Apr. 1997.* 
A Mule, E. Glytsis, T. Gaylord, J. Meindl, "Electrical and 
Optical Clock Distribution Networks for Gigascale 
Microprocessors," IEEE Transactions on Very Large Scale 
Integration (VLSI) Systems, vol. 10, No. 5, Oct. 2002. * 
"Input Coupling and Guided-wave Distribution Schemes for 
Board-level Intra-chip Guided-Wave Optical Clock 
Distribution Network Using Volume Grating Coupler 
Technology", Mule et al, Proceedings of the IEEE, Jun. 
2001, p. 128-130.* 
Thomas K. Gaylord, Analysis and Applications of Optical 
Diffraction by Gratings, Proceedings of the IEEE, vol. 73, 
No. 5, May 1985. 
* cited by examiner 














D..,.. ___ 145 
s{1~ 151 
- ·----: B 
.... 140 ~ c 0 ......... c 
I 
135 
FIG. 1 B 




CT"TT'n . ....-. 
140 
147 
FIG. 1 C D ~-····-' 







FIG. 1 D 
D-D Cross Section 

























































US 7,016,569 B2 
1 
BACK-SIDE-OF-DIE, THROUGH-WAFER 
GUIDED-WAVE OPTICAL CLOCK 
DISTRIBUTION NETWORKS, METHOD OF 
FABRICATION THEREOF, AND USES 
THEREOF 
CROSS-REFERENCE TO RELATED 
APPLICATION 
2 
SUMMARY OF THE INVENTION 
Embodiments of the present invention provide systems 
and methods for back-side-of-die, through-wafer guided-
5 wave optical clock distribution systems (networks). In addi-
tion, the present invention provides methods for fabricating 
back-side-of-die, through-wafer guided-wave optical clock 
distribution systems and methods of use thereof. 
This application claims priority to U.S. provisional appli- 10 
cation entitled, "UNFUOCUSED GUIDED-WAVE OPTI-
CAL CLOCK DISTRIBUTION NETWORK AND 
METHOD," having Ser. No. 60/399,975, filed on Jul. 31, 
2002, which is entirely incorporated herein by reference. 
Briefly described, in structure, one embodiment of the 
system, among others, can be implemented as follows. The 
back-side-of-die, through-wafer guided-wave optical clock 
distribution system can include an integrated circuit device 
with a first cladding layer and a core layer disposed on the 
back-side of the integrated circuit device. The core layer can 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
15 include, but is not limited to, vertical-to-horizontal input 
diffraction gratings, horizontal-to-horizontal diffraction 
gratings, and horizontal-to-vertical output diffraction grat-
ings, where horizontal and vertical refer to the direction of 
The U.S. government may have a paid-up license in this 
invention and the right in limited circumstances to require 20 
the patent owner to license others on reasonable terms as 
provided for by the terms of MDA972-99-l-0002 awarded 
propagation of the optical clock signal. 
The present invention can also be viewed as providing 
methods for distributing an optical clock signal transparent 
to a device substrate at a global level of an integrated circuit 
device through a uniform, unfocused guided-wave progres-
sion, where the optical clock signal is coupled into the 
by the DARPA. 
TECHNICAL FIELD 
The present invention is generally related to clock distri-
bution networks and more particularly, the present invention 
is related to guided-wave optical clock distribution networks 
employing a back-side-of-die core layer that communicates 
with optical sources through the device substrate upon 
which it resides, methods of fabricating back-side-of-die 
guided-wave optical clock distribution networks employing 
through-wafer communication, and methods of use thereof. 
BACKGROUND OF THE INVENTION 
A clock distribution network is required for controlling 
the flow of data along critical logic paths in high-speed 
integrated circuit devices such as microprocessors and appli-
cation specific integrated circuits, for example. However, 
current clock distribution networks suffer from unknown (or 
unpredictable) components of global and local skew and 
jitter. Extrapolated trends of skew and jitter for high perfor-
mance microprocessors, for example, indicate a need for 
clock distribution networks that can reduce or eliminate 
unknown components of timing uncertainty for systems 
operating with local clock frequencies greater than 20 GHz. 
A reference related to such trends can be found in A. V. 
Mule, E. N. Glytsis, T. K. Gaylord, and J. D. Meindl, IEEE 
Transactions on Very Large Scale Integration (VLSI) Sys-
tems, vol. 10, no. 5, pp. 582-594, October 2002. 
Intra-chip optical clock distribution networks previously 
investigated in the literature propose the use of global 
guided-wave distribution systems that communicate over a 
fixed-fanout distribution with optoelectronic receivers. Such 
distribution systems may address only a limited portion of 
the timing uncertainty associated with global and semi-
global levels of electrical wiring and clock drivers, as the 
varying path length and internal scattering may contribute 
additional skew and jitter that matches or even exceeds that 
of the purely electrical system. In addition, optoelectronic 
receivers contribute additional electrical power dissipation, 
which unless managed properly, may negate any power 
reduction achieved by using optics. 
Thus, a heretofore unaddressed need exists in industries 
employing clock distribution systems that addresses the 
aforementioned deficiencies and/or inadequacies. 
25 back-side of the die through the device substrate, distributed 
laterally on the back-side of the die, and is coupled vertically 
back through the device substrate directly to a local level of 
the integrated circuit device. 
In this regard, one embodiment of such a method, among 
30 others, can be broadly summarized by the following steps: 
providing an optical clock signal and an integrated circuit 
device (the integrated circuit device including a device 
substrate, where the optical clock signal has a wavelength 
such that the optical clock signal can pass through the device 
35 substrate); propagating the optical clock signal vertically, 
through the device substrate, from the front-side of the 
integrated circuit device to the back-side of the integrated 
circuit device; distributing the optical clock signal from a 
vertical (i.e., perpendicular to the device surface) to hori-
40 zontal (i.e., parallel to the device surface) orientation on the 
back-side of the integrated circuit device; distributing the 
optical clock signal in a plurality of horizontal directions on 
the back-side of the integrated circuit device through a 
uniform, unfocused guided-wave progression; distributing 
45 the optical clock signal from a horizontal to vertical orien-
tation on the back-side of the integrated circuit device; and 
propagating the optical clock signal vertically, back through 
the integrated circuit device substrate, from the back-side of 
the integrated circuit device to the chip-level of the inte-
50 grated circuit device. 
Furthermore, the present invention provides methods for 
fabricating the back-side-of-die, through-wafer optical clock 
distribution systems of the present invention. One exem-
plary fabrication method is described in the following steps: 
55 providing a substrate having a first cladding layer disposed 
thereon; disposing a core layer on the first cladding layer; 
forming multiplexed vertical-to-horizontal input diffraction 
gratings within the core layer; forming horizontal-to-hori-
zontal diffraction gratings within the core layer; forming 
60 multiplexed horizontal-to-vertical output diffraction gratings 
within the core layer; and disposing a second cladding layer 
on the core layer. 
Another exemplary fabrication method is described in the 
following steps: providing a substrate having a first cladding 
65 layer disposed thereon; forming multiplexed vertical-to-
horizontal input diffraction gratings within the first cladding 
layer; forming horizontal-to-horizontal diffraction gratings 
US 7,016,569 B2 
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within the first cladding layer; forming multiplexed hori-
zontal-to-vertical output diffraction gratings within the first 
cladding layer; disposing a core layer on the first cladding 
layer; and disposing a second cladding layer on the core 
layer. 
4 
back-side of the die, are described herein. Clock distribution 
in the optical layer is accomplished through uniform, unfo-
cused distribution of the clock signal. In addition, methods 
of making these devices and systems and methods of using 
5 these devices and systems are disclosed herein. 
The types of devices that can use the back-side-of-die, 
through-wafer guided-wave optical clock distribution sys-
tems of the present invention include, but are not limited to, 
high speed and high performance chips such as, but not 
limited to, microprocessors, communication chips, optoelec-
tronic chips, and application specific integrated circuits. 
Yet another exemplary fabrication method is described in 
the following steps: providing a substrate having a first 
cladding layer disposed thereon; disposing a core layer on 
the first cladding layer; disposing a second cladding layer on 
the core layer; forming multiplexed vertical-to-horizontal 10 
input diffraction gratings within the second cladding layer; 
forming horizontal-to-horizontal diffraction gratings within 
the second cladding layer; and forming multiplexed hori-
zontal-to-vertical output diffraction gratings within the sec-
ond cladding layer. 
Devices having the back-side-of-die, through-wafer 
guided-wave optical clock distribution systems of the 
present invention are able to distribute optical clock signals 
15 from a global level directly to a local level by propagating 
the optical clock signal through the device substrate. Thus, 
the entire clock distribution system (including global, semi-
global, and local wiring and driver distributions) can be 
Other systems, methods, features, and advantages of the 
present invention will be or become apparent to one with 
skill in the art upon examination of the following drawings 
and detailed description. It is intended that all such addi-
tional systems, methods, features, and advantages be 20 
included within this description, be within the scope of the 
present invention, and be protected by the accompanying 
claims. 
facilitated. In addition, conventional optoelectronic receiv-
ers composed of a detector, amplification circuit and driver 
circuit are not required and any power dissipation, skew, or 
jitter associated with their integration may be avoided. 
In addition, the vertical-to-horizontal input diffraction 
BRIEF DESCRIPTION OF THE DRAWINGS 
Many aspects of the invention can be better understood 
with reference to the following drawings. The components 
in the drawings are not necessarily to scale, emphasis instead 
being placed upon clearly illustrating the principles of the 
present invention. Moreover, in the drawings, like reference 
numerals designate corresponding parts throughout the sev-
eral views. 
FIG. lA is a cross-sectional view of a representative 
embodiment of a back-side-of-die, through-wafer guided-
wave optical clock distribution system (network) with off-
chip optical clock signal generation. 
FIG. lB is an isolated view of the cross-sectional view of 
the core layer level B-B of the back-side-of-die, through-
wafer guided-wave optical clock distribution system 100. 
FIG. lC is a cross-sectional view of core layer level B-B 
in the C-C direction, as shown by the arrows in FIG. lB. 
FIG. lD is a cross-sectional view of the core layer level 
B-B in the D-D direction as shown by the arrows in 
FIGS. 1B and lC. 
FIG. 2 is a cross-sectional view of another representative 
embodiment of a back-side-of-die, through-wafer guided-
wave optical clock distribution system with off-chip optical 
clock signal generation. 
FIG. 3 is a cross-sectional view of yet another represen-
tative embodiment of a back-side-of-die, through-wafer 
guided-wave optical clock distribution system with on-chip 
optical clock signal generation. 
25 
gratings and horizontal-to-vertical output diffraction grat-
ings can be multiplexed. The horizontal-to-vertical output 
diffraction gratings can also incorporate increased refractive 
index modulation in the direction of light propagation to 
create a uniform blanket of out-coupled optical power 
30 
directed towards optoelectronic latches that control the flow 
of information along critical logic paths. This blanket illu-
mination occurs over a broad area of the device rather than 
at discrete, fixed points of fanout. Hence, depending on the 
distribution arrangement and device size, a small, fixed, and 
35 
predictable (or known) skew can exist due to the difference 
in time-of-flight propagation between locations associated 
with the earliest and latest arrival times of the clock signal. 
As such, the design of critical path logic could be tailored 
such that little or no impact on timing margin due to both 
40 
known and unknown components of skew and jitter could be 
realized. 
Another feature of the back-side-of-die, through-wafer 
guided-wave optical clock distribution system of the present 
invention includes having a vertical reflection absorption 
45 layer or layers and a horizontal reflection absorption layer or 
layers disposed adjacent to the cladding layers. Vertical 
reflection absorption layers could serve to capture secondary 
vertical optical reflections during operational distribution of 
the optical clock signal. Additionally, a horizontal reflection 
50 absorption layer could serve to capture secondary optical 
reflections due to horizontal reflections at the edges of the 
core layer during operational distribution of the optical clock 
signal. 
FIGS. 4A through 4F are cross-sectional views to illus-
trate a representative process for fabricating the back-side 55 
layers of the back-side-of-die, through-wafer guided-wave 
optical clock distribution systems in FIGS. lA, 2, and 3. 
Now having described devices having back-side-of-die, 
through-wafer guided-wave optical clock distribution sys-
tems in general, examples 1, 2, and 3 describe some embodi-
ments of devices and systems having back-side-of-die, 
through-wafer guided-wave optical clock distribution sys-
tems. While embodiments of devices and systems having DETAILED DESCRIPTION 
60 back-side-of-die, through-wafer guided-wave optical clock 
distribution systems are described in connection with 
examples 1, 2, and 3 and the corresponding text and figures, 
there is no intent to limit embodiments of the back-side-of-
Devices and systems having back-side-of-die, through-
wafer guided-wave optical clock distribution systems (net-
works) which include an optical layer (core or cladding) 
with at least one vertical-to-horizontal input diffraction 
grating, at least one horizontal-to-horizontal diffraction grat- 65 
ing, and at least one horizontal-to-vertical output diffraction 
grating along the path of optical power propagation on the 
die through-wafer optical clock distribution network to these 
descriptions. On the contrary, the intent is to cover all 
alternatives, modifications, and equivalents included within 
the spirit and scope of embodiments of the present invention. 
US 7,016,569 B2 
5 
EXAMPLE 1 
FIG. lA is a cross-sectional view of a representative 
embodiment of a back-side-of-die, through-wafer guided-
wave optical clock distribution system (network) 100 with 
off-chip optical clock signal generation, where no on-chip 
routing of the optical signal occurs prior to coupling the 
signal to the back-side-of-die core layer from an off-chip 
optical source. The back-side-of-die, through-wafer guided-
wave optical clock distribution system 100 includes front-
side layers 110 and back-side layers 120. The front-side 
layers 110 include, but are not limited to, a device substrate 
170, a packaging layer 180, a printed wiring board substrate 
187, an optical via 185, and device circuitry 190. The 
back-side layers 120 include, but are not limited to, a first 
cladding layer 130, a core layer 135, a horizontal reflection 
absorption layer 150, a second cladding layer 160, and a 
vertical reflection absorption layer 165. The core layer 135 
includes, but is not limited to, multiplexed vertical-to-
horizontal input diffraction gratings 140, horizontal-to-hori-
zontal diffraction gratings 145, and multiplexed horizontal-
to-vertical output diffraction gratings 147 (as seen in FIGS. 
lC and lD). More particularly, the primary structure 125 
includes, but is not limited to, the optical via 185, the device 
circuitry 190, the device substrate 170, and the back-side 
layers 120. Specifically, the package layer 180, the optical 
via 185, the device circuitry 190, and the device substrate 
170 could be included in an integrated circuit device 1115, 
for example. Additional details regarding the spatial rela-
tionship of the components of the back-side-of-die, through-
wafer guided-wave optical clock distribution system 100 
depicted in FIG. lA are discussed in FIGS. 4A through 4F, 
which illustrate an exemplary fabrication process of the 
back-side layers of the back-side-of-die, through-wafer 
guided-wave optical clock distribution systems in FIGS. lA, 
2, and 3. 
6 
The printed wiring board substrate 187 can include, but is 
not limited to, a printed wiring board, a printed wiring/ 
waveguide board, and appropriate mating substrates. The 
printed wiring board substrate 187 can include additional 
5 components such as, but not limited to, die pads, leads, 
input/output components, waveguides, (e.g., optical and 
RF), air gaps, planar waveguides, polymer waveguides, 
optical waveguides, having optical coupling elements such 
as diffractive grating couplers and mirrors disposed adjacent 
10 or within the optical waveguide, photodetectors, diffractive 
grating couplers, and optical sources such as VCSELs and 
LEDs 
The optical via 185 can include materials that exhibit (a) 
transparency to a particular optical wavelength of light, (b) 
15 process compatibility with standard microelectronic fabri-
cation processes, ( c) suitable mechanical strength, flexibil-
ity, and durability, and ( d) sufficient lifetime and/or reliabil-
ity characteristics. Particularly, the optical via 185 can be 
made of dielectric materials such as, but not limited to, 
20 silicon dioxide, silicon nitride, polyarylenes or other poly-
mer materials, or porous low-k dielectrics, or semiconductor 
or other crystalline materials. 
Optionally, the optical via 185 can be coated with an 
anti-reflective coating comprising alternating layers of 
25 dielectric materials the same as or similar to the materials for 
the optical via 185, for example. The optical via 185 can 
traverse the device circuitry layer 190, as shown in FIG. lA. 
In an alternate embodiment (not shown), the optical via 185 
could traverse the entire device substrate 170. Furthermore, 
30 the optical via 185 could be filled with more than one 
dielectric material, where the outer via wall is first coated 
with a dielectric material of refractive index less than the 
surrounding device substrate 170 and the inner via region is 
composed of a dielectric material with a refractive index 
35 greater than that of the outer via wall such that a vertical 
through-wafer optical waveguide is formed. Alternatively, 
the outer via wall of the optical via 185 could be coated with 
a metal with high reflectivity to laterally confine the light The device substrate 170 can be a substrate that can be 
used to support back-side-of-die, through-wafer guided-
wave optical clock distribution system 100. In general, 40 
materials that exhibit transparency to a particular optical 
wavelength of light (e.g., clock signal) can serve as the 
device substrate 170, as the optical clock signal 197 is 
propagated through the device substrate 170 during opera-
tion of the back-side-of-die, through-wafer guided-wave 
optical clock distribution system 100. For example, the 
device substrate 170 can include materials such as, but not 
limited to, silicon, silicon compounds, germanium, germa-
nium compounds, gallium, gallium compounds, indium, 
indium compounds, or other semiconductor materials and/or 
compounds. Therefore, an example device substrate 170 
composed of silicon can be transparent to optical wave-
lengths greater than or equal to 1.1 microns (um). In 
addition, the device substrate 170 can include non-semicon-
ductor substrate materials, such as, but not limited to, 
ceramics and organic boards. 
propagating in the inner via region. 
The optical via 185 can be defined on device substrate 170 
through multiple fabrication processes such as, but not 
limited to, chemical vapor deposition (CVD), through 
plasma based deposition systems, through plasma based etch 
systems such as an inductively-coupled plasmas (ICP), 
45 photo-definition, or wet chemical etching. 
The device circuitry 190 can be fabricated of any single 
layer or layers of different metals, metal composites, dielec-
trics, superconductors, organic conductors, or combinations 
thereof, appropriate for the construction of any device 
50 having the back-side-of-die, through-wafer guided-wave 
optical clock distribution system 100. The metals and metal 
composites include, but are not limited to, copper, copper 
alloys, or aluminum and aluminum alloys, and combinations 
thereof. Furthermore, the device circuitry 190 can include 
55 components such as, but not limited to, transistors, resistors, 
latches, photodetectors, and capacitors. 
The packaging layer 180 can include, but is not limited to, 
appropriate mating structures for the device substrate 170. 
The packaging layer 180 can include additional components 
such as, but not limited to die pads, leads, input/output 
components, waveguides, (e.g., optical and RF), air gaps, 
planar waveguides, polymer waveguides, optical 
waveguides, having optical coupling elements such as dif-
fractive grating couplers and mirrors disposed adjacent or 
within the optical waveguide, photodetectors, diffractive 
grating couplers, and optical sources such as VCSELs and 
LEDs. 
The device circuitry 190 can be defined through multiple 
fabrication processes such as, but not limited to, photo-
definition, wet chemical etching, ion implantation, sputter-
60 ing, CVD, plasma based deposition systems, or any process 
associated with microelectronic manufacturing technology. 
The first cladding layer 130 and second cladding layer 
160 can include materials that have a lower index of 
refraction than the core layer 135. The first cladding layer 
65 130 and second cladding layer 160 can include, but are not 
limited to, organic and inorganic materials. Such materials 
include, but are not limited to, silicon dioxide, silicon 
US 7,016,569 B2 
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nitride, polyarylenes, ether, parylenes, polynorbomenes, 
polyimides, epoxies, or other polymer materials or porous 
low-k dielectric materials, or semiconductor or other crys-
talline materials. 
8 
tographic emulsions, photoresists such as dichromated gela-
tin, photopolymers such as polymethyl methacrylate 
(PMMA) or Dupont HRF photopolymer films, thermoplastic 
The first cladding layer 130 and second cladding layer 5 
160 act as cladding for core layer 135 during normal 
operation of the back-side-of-die, through-wafer guided-
wave optical clock distribution system 100. The operational 
optical wavelengths of light can be wavelengths greater than 
materials, photochromic materials such as crystals, glasses 
or organic substrates, photodichroic materials, and photore-
fractive crystals such as lithium niobate, or nanoporous 
low-k dielectric materials for example. These materials have 
the characteristic of creating a refractive index modulation 
through a variety of mechanisms, all of which result in the 
creation of a phase or absorption or mixed grating. Other 
suitable materials are described in T. K. Gaylord and M. G. 
1.1 µmin the case where the device substrate 170 is silicon, 10 
for example. The operational optical wavelengths of light 
can be wavelengths greater than or equal to 365 nm in the 
case where the device substrate 170 is fused silica, for 
example. In short, the optical wavelengths of light can 
correspond to those wavelengths for which the first cladding 15 
layer 130 and second cladding layer 160 are transparent (i.e., 
Moharam, Proc. IEEE, vol. 73, pp. 894-937, May 1985, 
which is herein incorporated by reference. The core layer 
135 can be disposed by spin coating or lamination tech-
niques, for example. 
The vertical-to-horizontal input diffraction gratings 140 
and horizontal-to-vertical output diffraction gratings 147 can 
be planar (or volume) gratings for example. Each grating can 
also be a multiplexed diffraction grating, for example, where 
multiple gratings each with fringes corresponding to a 
unique grating design are recorded. The vertical-to-horizon-
do not absorb optical energy propagating at the optical 
wavelengths of light). 
In another embodiment, the first cladding layer 130 can 
act as a write-wavelength vertical reflection absorption layer 20 
for capturing light reflection during photo-definition (i.e., 
writing) of the core layer 135. tal input diffraction gratings 140 can be recorded such that 
preferential distribution of the optical clock signal 197 into 
multiple horizontal-to-horizontal diffraction gratings 145 is 
achieved. Preferably, the horizontal-to-horizontal diffraction 
gratings 145 are index-defined non-preferential square-wave 
The first cladding layer 130 and second cladding layer 
160 can be deposited using any suitable technique such as, 
for example, spin coating, doctor-blading, sputtering, lami- 25 
nation, screen or stencil-printing, CVD, or through plasma 
based deposition systems. gratings. Also, by increasing the refractive index modulation 
along the length of the horizontal-to-horizontal diffraction 
gratings 145, the majority of optical power propagating in 
the horizontal-to-horizontal diffraction gratings 145 is 
coupled into the horizontal-to-vertical output diffraction 
FIG. lB is an isolated view of the cross-sectional view of 
the core layer level B-B of the back-side-of-die, through-
wafer guided-wave optical clock distribution system 100. 30 
FIG. lC is a cross-sectional view of core layer level B-B 
in the C-C direction, as shown by the arrows in FIG. lB. 
FIG. lD is a cross-sectional view of the core layer level 
B-B in the D-D direction as shown by the arrows in 
FIGS. 1B and lC. 
The core layer 135 can include, but is not limited to, 
multiplexed vertical-to-horizontal input diffraction gratings 
140, horizontal-to-horizontal diffraction gratings 145, and 
multiplexed horizontal-to-vertical output diffraction gratings 
147 as shown in the isolated views of the core layer level 
B-B in FIGS. 1B through lD. Thus, the optical clock 
signal 197a ... 197e enters the multiplexed vertical-to-
horizontal input diffraction grating 140, is distributed from 
a vertical (i.e., perpendicular to the device surface) to 
horizontal (i.e., parallel to the device surface) orientation in 
a plurality of directions towards horizontal-to-horizontal 
diffraction gratings 145, and is distributed to the multiplexed 
horizontal-to-vertical output diffraction gratings 147 to be 
distributed vertically towards the device circuitry 190 
through the device substrate 170. In this manner, the core 
layer 135 functions as a guiding medium for the optical 
clock signal 197a ... 197e to travel through. 
The core layer 135 can be fabricated from materials such 
as, but not limited to, polyarylenes, ether, parylenes, 
polynorbomenes, polyimides, epoxies, or other polymer 
materials or nanoporous low-k dielectric materials. In gen-
eral, materials that exhibit (a) transparency to a particular 
wavelength of light, (b) process compatibility with other 
materials such that a contrast in refractive index is achieved, 
( c) process compatibility with standard microelectronic fab-
rication processes, ( d) suitable mechanical strength, flex-
ibility, and durability, ( e) sufficient lifetime and/or reliability 
characteristics, and (t) the ability to interferometrically or 
photolithographically record lines or regions of refractive 
index modulation, can serve as the core layer material. 
More particularly, the core layer 135 can include materials 
such as, for example, polymer materials, silver halide pho-
gratings 147 by the end of each horizontal-to-horizontal 
diffraction grating 145. The refractive index modulation also 
increases along the direction of light propagation in the 
35 horizontal-to-vertical output diffraction grating 147 to 
ensure an optical clock signal 197 with a uniform level of 
output power. 
The vertical-to-horizontal input diffraction grating 140, 
horizontal-to-horizontal diffraction gratings 145, and hori-
40 zontal-to-vertical output diffraction gratings 147 can be 
formed by, for example, holographic exposure of the core 
layer during one or a series of interferometric exposure and 
photo-definition steps. 
In an alternate embodiment (not shown), the first cladding 
45 layer 130 can include, but is not limited to, multiplexed 
vertical-to-horizontal input diffraction gratings, horizontal-
to-horizontal diffraction gratings, and multiplexed horizon-
tal-to-vertical output diffraction gratings. In this alternate 
embodiment, the core layer 135 may not contain diffraction 
50 gratings. Additionally, distribution of the optical clock signal 
197 can occur on the first cladding layer 130 analogously or 
similarly to the distribution of the optical clock signal 197 on 
the core layer 135 described above. Thus, materials that 
exhibit (a) transparency to a particular wavelength of light, 
55 (b) process compatibility with other materials such that a 
contrast in refractive index is achieved, (c) process compat-
ibility with standard microelectronic fabrication processes, 
( d) suitable mechanical strength, flexibility, and durability, 
( e) sufficient lifetime and/or reliability characteristics, and 
60 (t) the ability to interferometrically or photolithographically 
record lines or regions of refractive index modulation, can 
serve as the first cladding layer 130 in this alternate embodi-
ment. 
In yet another embodiment (not shown), the second 
65 cladding layer 160 can include, but is not limited to, mul-
tiplexed vertical-to-horizontal input diffraction gratings, 
horizontal-to-horizontal diffraction gratings, and multi-
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plexed horizontal-to-vertical output diffraction gratings. In 
this alternate embodiment, the core layer 135 may not 
contain diffraction gratings. Additionally, distribution of the 
optical clock signal 197 can occur on the second cladding 
layer 160 analogously or similarly to the distribution of the 
optical clock signal 197 on the core layer 135 described 
above. Thus, materials that exhibit (a) transparency to a 
particular wavelength of light, (b) process compatibility 
with other materials such that a contrast in refractive index 
is achieved, (c) process compatibility with standard micro-
electronic fabrication processes, ( d) suitable mechanical 
strength, flexibility, and durability, ( e) sufficient lifetime 
and/or reliability characteristics, and (t) the ability to inter-
ferometrically or photolithographically record lines or 
regions of refractive index modulation, can serve as the 
second cladding layer 160 in this alternate embodiment. 
The horizontal reflection absorption layer 150 can include 
materials that include the characteristic of being able to 
absorb horizontal reflections at the optical clock signal 197 
wavelengths during normal operation of the back-side-of-
die, through-wafer guided-wave optical clock distribution 
system 100. The horizontal reflection absorption layer 150 
could include materials such as, for example, polymer, 
optical fiber, or other organic materials with high OH 
content. 
The horizontal reflection absorption layer 150 can be 
disposed by a series of fabrication steps including, but not 
limited to, CVD, through plasma based deposition systems, 
photo-definition, or wet chemical etching. 
10 
optical vias and vertical-to-horizontal input diffraction grat-
ings at various locations on the device. 
The vertical-to-horizontal input diffraction grating 140 
distributes the vertical optical clock signal 197b entering the 
5 core layer 135 laterally in a plurality of directions as shown 
in FIGS. lB and lC. Thus, the optical clock signal 197c is 
uniformly distributed through the core layer 135. The hori-
zontally propagating optical clock signal 197c is then dis-
tributed within the core layer 135 by the horizontal-to-
10 horizontal diffraction gratings 145. As shown in the layout 
in FIG. lC, the horizontal-to-horizontal diffraction gratings 
145 can be recorded with a square-wave profile as part of an 
intermediate multi-grating fanout pattern distributed across 
the core layer 135 for distribution of the optical clock signal 
15 197c. The laterally oriented optical clock signal 197d then 
interacts with the plurality of horizontal-to-vertical output 
diffraction gratings 147, which direct the light vertically 
through the device substrate 170 towards the device circuitry 
190 as shown in FIG. lD. Accordingly, there is blanket 
20 illumination of optical power 197 e of the device circuitry 
190 with a known, predictable skew along the line of 
maximum, known time-of-flight skew 198 as shown in FIG. 
lC. 
25 EXAMPLE 2 
FIG. 2 is a cross-sectional view of another representative 
embodiment of a back-side-of-die, through-wafer guided-
30 wave optical clock distribution system 200 with off-chip 
optical clock signal generation, where chip-level distribution 
of the optical clock signal occurs prior to coupling the signal 
to the back-side-of-die core layer. 
The vertical reflection absorption layer 165 can include 
materials having the characteristic of absorbing secondary 
reflections at the optical clock signal 197 wavelengths 
during normal operation of the back-side-of-die, through-
wafer guided-wave optical clock distribution system 100. 
Examples of such materials include, but are not limited to, 35 
the same or similar materials for the horizontal reflection 
absorption layer 150. 
The back-side-of-die, through-wafer guided-wave optical 
clock distribution system 200 includes, but is not limited to, 
front-side layers 210 and back-side layers 220. The front-
side layers 210 include, but are not limited to, a device 
substrate 270, a packaging layer 280, a printed wiring board 
substrate 287, an optical via 285, and device circuitry 290. The vertical reflection layer 165 can be deposited using 
suitable techniques such as, for example spin coating, doc-
tor-blading, sputtering, lamination, screen or stencil-print-
ing, CVD, or through plasma based deposition. 
Additional layers and/or components can be added to the 
back-side of the back-side-of-die, through-wafer guided-
wave optical clock distribution system 100. For example, 
thermal grease and a heat sink (not shown) can be attached 
to the back-side of the vertical reflection absorption layer 
165 for further heat removal during normal operation. 
Having described the components of back-side-of-die, 
through-wafer guided-wave optical clock distribution sys-
tem 100, its normal operation is explained in the following 
high level description, which is for purposes of illustration 
only and is without limitation. 
The optical clock signal 197a, generated off-chip, is 
distributed on printed wiring board substrate 187 having at 
least one optical waveguide 195 (only one is shown) and 
optical power couplers 194 (only one is shown) including, 
but not limited to, diffraction grating couplers or reflection 
mirror couplers, for example. The optical clock signal 197b 
is outcoupled from the printed wiring board optical 
waveguide 195 through optical via 185 and device substrate 
170 to the core layer 135 at the vertical-to-horizontal input 
diffraction grating 140. Alternately, the optical clock signal 
197b could be out-coupled from other off-chip sources (not 
shown) on printed wiring board substrate 187. An alternate 
embodiment (not shown) could have multiple points of 
coupling from printed wiring board substrate 187 to multiple 
40 The back-side layers 220 include, but are not limited to, a 
first cladding layer 230, a core layer 235, a horizontal 
reflection absorption layer 250, a second cladding layer 260, 
and a vertical reflection absorption layer 265. The core layer 
235 includes, but is not limited to, a vertical-to-horizontal 
45 input diffraction grating 240, a horizontal-to-horizontal dif-
fraction grating 245, and a horizontal-to-vertical output 
diffraction grating (not shown). More particularly, the pri-
mary structure 225 includes, but is not limited to, the optical 
via 285, the device circuitry 290, the device substrate 270, 
50 and the back-side layers 220. Specifically, the package layer 
280, the optical via 285, the device circuitry 290, and the 
device substrate 270 could be included in an integrated 
circuit device 215, for example. 
The device substrate 270, packaging layer 280, printed 
55 wiring board substrate 287, optical via 285, device circuitry 
290, first cladding layer 230, core layer 235, horizontal 
reflection absorption layer 250, second cladding layer 260, 
and vertical reflection absorption layer 265, discussed in 
relation to FIG. 2, are analogous or similar to the device 
60 substrate 170, packaging layer 180, printed wiring board 
substrate 187, optical via 185, device circuitry 190, first 
cladding layer 130, core layer 135, horizontal reflection 
absorption layer 150, second cladding layer 160, and vertical 
reflection absorption layer 165, discussed in reference to 
65 FIGS. lA through lD above. Therefore, additional discus-
sion of these components will not be presented in relation to 
back-side-of-die, through-wafer guided-wave optical clock 
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distribution system 200. The reader is directed to the dis-
cussion presented above for further explanation of these 
components. 
Printed wiring board substrate 287 includes at least one 
optical waveguide 295 (only one is shown) and optical 
power couplers 294 (only one is shown) including, but not 
limited to, diffraction grating couplers or reflection mirror 
couplers, for example. The packaging layer 280 includes at 
least one optical waveguide 292 (only one is shown) and 
optical power couplers 291 and 293 (only two are shown) 
including, but not limited to, diffraction grating couplers or 
reflection mirror couplers, for example. In this embodiment, 
the optical clock signal 297 a is distributed through a printed 
wiring board waveguide 295, outcoupled to a package-level 
waveguide 292 as optical clock signal 297b, where it is 
distributed as optical clock signal 297c within the packaging 
layer 280 before being coupled into the optical via 285 to the 
core layer 235 as optical clock signal 297d. An alternate 
embodiment (not shown), may include multiple package-
level waveguides which couple the optical clock signal to 
multiple optical vias at various locations on the device. 
Distribution of the optical clock signal 297 on the core 
layer 235 in this embodiment illustrated in FIG. 2 is analo-
gous or similar to the distribution of the optical clock signal 
197 on core layer 135, as illustrated in FIGS. lA through lD. 
Therefore, additional discussion of operation of back-side-
of-die, through-wafer guided-wave optical clock distribu-
tion system 200 will not be presented. The reader is directed 
to the discussion presented above for further explanation of 
this operation. 
EXAMPLE 3 
FIG. 3 is a cross-sectional view of yet another represen-
tative embodiment of a back-side-of-die, through-wafer 
guided-wave optical clock distribution system 300 with 
on-chip optical clock signal generation. 
The back-side-of-die, through-wafer guided-wave optical 
clock distribution system 300 includes front-side layers 310 
and back-side layers 320. The front-side layers 310 include, 
but are not limited to, a device substrate 370, a packaging 
layer 380, a printed wiring board substrate 387, an optical 
source 399, and device circuitry 390. The back-side layers 
320 include, but are not limited to, a first cladding layer 330, 
a core layer 335, a horizontal reflection absorption layer 350, 
a second cladding layer 360, and a vertical reflection absorp-
tion layer 365. The core layer 335 includes, but is not limited 
to, a vertical-to-horizontal input diffraction grating 340, a 
horizontal-to-horizontal diffraction grating 345, and a hori-
zontal-to-vertical output diffraction grating (not shown). 
More particularly, the core structure 325 includes, but is not 
limited to, the optical source 399, the device circuitry 390, 
the device substrate 370, and the back-side layers 320. 
Specifically, the package layer 380, the optical source 399, 
the device circuitry 390, and the device substrate 370 could 
be included in an integrated circuit device 315, for example. 
The device substrate 370, packaging layer 380, printed 
wiring board substrate 387, device circuitry 390, first clad-
ding layer 330, the core layer 335, horizontal reflection 
absorption layer 350, second cladding layer 360, and vertical 
reflection absorption layer 365, discussed in relation to FIG. 
3, are analogous or similar to the device substrate 170, 
packaging layer 180, printed wiring board substrate 187, 
device circuitry 190, first cladding layer 130, the core layer 
135, horizontal reflection absorption layer 150, second clad-
ding layer 160, and vertical reflection absorption layer 165, 
discussed in reference to FIGS. lA through lD above. 
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Therefore, additional discussion of these components will 
not be presented in relation to back-side-of-die, through-
wafer guided-wave optical clock distribution system 300. 
The reader is directed to the discussion presented above for 
5 further explanation of these components. 
In this embodiment, the optical clock signal 397a is 
generated on the device substrate by an optical source 399. 
The optical clock source 399 may be a structure such as, but 
not limited to, a monolithically-integrated optical source or 
10 a hybridly attached optical source. The optical source gen-
erates an on-chip optical clock signal 397a, which propa-
gates through device substrate 370 to core layer 335 as 
optical clock signal 397b. 
Distribution of the optical clock signal 397 on core layer 
15 335 in this embodiment illustrated in FIG. 3 is analogous or 
similar to the distribution of the optical clock signal 197, as 
illustrated in FIGS. lA through lD. Therefore, additional 
discussion of operation of back-side-of-die, through-wafer 
guided-wave optical clock distribution system 300 will not 
20 be presented. The reader is directed to the discussion pre-
sented above for further explanation of this operation. 
For the purposes of illustration only, and without limita-
tion the back-side layers 420 of the back-side-of-die, 
through-wafer guided-wave optical clock distribution sys-
25 terns in FIGS. lA, 2, and 3 are described with particular 
reference to the below-described exemplary fabrication 
method. As the back-side layers in FIGS. lA, 2, and 3 are the 
same or similar, the back-side layers 420 serve as represen-
tative layers in the process illustrated in FIGS. 4A through 
30 4F. In addition, the front-side layers in FIGS. lA, 2, and 3 
are represented by front-side layers 410 in FIGS. 4A through 
4F for the sake of focusing on the back-side layers 420. 
For clarity, some portions of the fabrication process are 
not included in FIGS. 4A through 4F. For example, photo-
35 lithography or similar techniques can be used to define the 
core layer. In this regard, the pattern can be defined by 
depositing material onto the surface of the front-side layers 
410 and/or the first cladding layer 430 using techniques such 
as, for example, sputtering, CVD, plasma based deposition 
40 systems, evaporation, and electron-beam systems. Further-
more, the pattern can then be removed using reactive ion 
etching techniques (RIE), for example. 
The following fabrication process is not intended to be an 
exhaustive list that includes every step required for fabri-
45 eating the back-side layers 420 of the back-side-of-die, 
through-wafer guided-wave optical clock distribution sys-
tems in FIGS. lA, 2, and 3. In addition, the fabrication 
process is flexible because the process steps can be per-
formed in a different order than the order illustrated in FIGS. 
50 4A through 4F. 
FIGS. 4A through 4F are cross-sectional views of the 
fabrication process relative to the views illustrated in FIGS. 
lA, 2, and 3. FIG. 4A illustrates the first cladding layer 430 
disposed on the front-side layers 410. Techniques for dis-
55 posing first cladding layer 430 include, but are not limited to, 
spin coating, doctor-blading, sputtering, lamination, screen 
or stencil-printing, CVD, or through plasma based deposi-
tion systems, for example. 
FIG. 4B illustrates the core layer material 432 disposed on 
60 the first cladding layer 430. Techniques for disposing core 
layer material 432 include, but are not limited to, spin 
coating or lamination techniques, for example. 
FIG. 4C illustrates the defining of the multiplexed verti-
cal-to-horizontal input diffraction gratings 440, the horizon-
65 tal-to-horizontal diffraction gratings 445, and the multi-
plexed horizontal-to-vertical output diffraction gratings (not 
shown) in the core layer 435. Techniques for defining the 
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vertical-to-horizontal input diffraction gratings 440, the 
horizontal-to-horizontal diffraction gratings 445, and the 
horizontal-to-vertical output diffraction gratings (not shown) 
in the core layer 435 include, but are not limited to, 
photo-definition and interferometric recording, for example. 5 
14 
horizontal plane in a plurality of directions, such that 
the clock signal is uniformly distributed through the 
core layer; and 
at least one horizontal-to-vertical output diffraction 
grating configured to diffract the clock signal from 
the horizontal plane to the vertical plane in a plural-
ity of directions, such that the clock signal is uni-
formly distributed through the core layer. 
FIG. 4D illustrates the replacement of the edge of the core 
layer 435 around the edge of the back-side-of-die, through-
wafer guided-wave optical clock distribution system 400 
with the horizontal reflection absorption layer 450. Tech-
niques for removal of the core layer 435 include, but are not 
limited to, photo-definition, and wet chemical etching, for 
example. 
2. The structure of claim 1, wherein the first cladding 
10 layer is a write-wavelength vertical reflection absorption 
FIG. 4E illustrates the second cladding layer 460 disposed 
on the core layer 435 and horizontal reflection absorption 
layer 450. Techniques for disposing the second cladding 15 
layer 460 include, but are not limited to, spin coating, 
doctor-blading, sputtering, lamination, screen or stencil-
printing, CVD, or through plasma based deposition systems, 
for example. 
FIG. 4F illustrates the vertical reflection absorption layer 20 
465 disposed on the second cladding layer 460. Techniques 
for disposing the vertical reflection absorption layer 465 
include, but are not limited to, spin coating, doctor-blading, 
sputtering, lamination, screen or stencil-printing, CVD, or 
through plasma based deposition, for example. 25 
layer. 
3. The structure of claim 1, further comprising: 
a second cladding layer adjacent to the core layer. 
4. The structure of claim 1, further comprising: 
a horizontal reflection absorption layer adjacent to the 
core layer. 
5. The structure of claim 1, further comprising: 
at least one chip-level detector on the integrated circuit 
device. 
6. The structure of claim 1, further comprising: 
at least one chip-level optical via; and 
a printed wiring board substrate connected to the inte-
grated circuit device. 
7. The structure of claim 6, wherein the at least one optical 
via is a dielectric filled through-wafer via. 
8. The structure of claim 1, further comprising: 
at least one chip-level optical source. 
In another exemplary fabrication method, multiplexed 
vertical-to-horizontal input diffraction gratings 440, hori-
zontal-to-horizontal diffraction gratings 445, and multi-
plexed horizontal-to-vertical output diffraction gratings may 
be defined on the first cladding layer 430. The core layer 
material 432 might not have diffraction gratings defined on 
it. 
30 
9. A structure for unfocused guided-wave optical clock 
distribution, comprising: 
In yet another exemplary fabrication method, multiplexed 
vertical-to-horizontal input diffraction gratings 440, hori-
zontal-to-horizontal diffraction gratings 445, and multi- 35 
plexed horizontal-to-vertical output diffraction gratings may 
be defined on the second cladding layer 460. The core layer 
material 432 might not have diffraction gratings defined on 
it. 
It should be emphasized that the above-described embodi- 40 
ments of the present invention, particularly, any "preferred" 
embodiments, are merely possible examples of implemen-
tations, merely set forth for a clear understanding of the 
principles of the invention. Many variations and modifica-
tions may be made to the above-described embodiment(s) of 45 
the invention without departing substantially from the spirit 
and principles of the invention. All such modifications and 
variations are intended to be included herein within the 
scope of this disclosure and the present invention and 
protected by the following claims. 50 
Therefore, having thus described the invention, at least 
the following is claimed: 
1. A structure for unfocused guided-wave optical clock 
distribution, comprising: 
an integrated circuit device; 
a first cladding layer disposed on the back-side of the 
integrated circuit device; and 
55 
an integrated circuit device; 
a first cladding layer disposed on the back-side of the 
integrated circuit device, wherein the first cladding 
layer includes at least one vertical-to-horizontal input 
diffraction grating, at least one horizontal-to-horizontal 
diffraction grating, and at least one horizontal-to-ver-
tical output diffraction grating; 
a core layer disposed on the first cladding layer; and 
a vertical reflection absorption layer adjacent to the first 
cladding layer, 
wherein at least one of the diffraction gratings is config-
ured to diffract a clock signal in a plurality of direc-
tions, such that the clock signal is uniformly distributed 
through the first cladding layer. 
10. The structure of claim 9, wherein the at least one 
vertical-to-horizontal input diffraction grating is a multi-
plexed grating and the at least one horizontal-to-vertical 
output diffraction grating is a multiplexed grating. 
11. The structure of claim 9, wherein the first cladding 
layer is comprised of a grating selected from volume grat-
ings, surface-relief gratings, multiplexed volume gratings, 
double-sided surface relief gratings, and combinations 
thereof. 
12. The structure of claim 9, further comprising: 
a horizontal reflection absorption layer adjacent to the 
core layer. 
a core layer disposed on the first cladding layer, the core 
layer including: 
at least one vertical-to-horizontal input diffraction grat-
ing configured to diffract a clock signal from the 
vertical plane to the horizontal plane in a plurality of 
directions, such that the clock signal is uniformly 
distributed through the core layer; 
13. The structure of claim 9, wherein the vertical reflec-
60 tion absorption layer absorbs at an optical wavelength which 
is transparent to the device substrate. 
at least one horizontal-to-horizontal diffraction grating 
configured to diffract the clock signal through the 
65 
14. The structure of claim 9, wherein the structure for 
optical clock distribution is included in a microelectronic 
device. 
15. The structure of claim 9, wherein the structure for 
optical clock distribution is included in an integrated optical 
device. 
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16. A structure for unfocused guided-wave optical clock 
distribution, comprising: 
an integrated circuit device; 
16 
26. The device of claim 23, further comprising: 
a horizontal reflection absorption layer adjacent to the 
core layer. 
a first cladding layer disposed on the back-side of the 
integrated circuit device; 
a core layer disposed on the first cladding layer, 
a second cladding layer disposed on the core layer, 
wherein the second cladding layer includes at least one 
vertical-to-horizontal input diffraction grating, at least 
one horizontal-to-horizontal diffraction grating, and at 
least one horizontal-to-vertical output diffraction grat-
ing, and 
27. The device of claim 23, wherein the at least one 
5 vertical-to-horizontal input diffraction grating is a multi-
plexed grating and the at least one horizontal-to-vertical 
output diffraction grating is a multiplexed grating. 
28. The device of claim 23, wherein the first cladding 
layer is comprised of a grating selected from volume grat-
10 ings, surface-relief gratings, multiplexed volume gratings, 
double-sided surface relief gratings, and combinations 
thereof. 
a vertical reflection absorption layer adjacent to the sec-
ond cladding layer, 
wherein at least one of the diffraction gratings is config- 15 
ured to diffract a clock signal in a plurality of direc-
tions, such that the clock signal is uniformly distributed 
through the second cladding layer. 
17. The structure of claim 16, wherein the vertical reflec-
tion absorption layer absorbs at an optical wavelength which 20 
is transparent to the device substrate. 
18. The structure of claim 16, wherein the at least one 
vertical-to-horizontal input diffraction grating is a multi-
plexed grating and the at least one horizontal-to-vertical 
output diffraction grating is a multiplexed grating. 25 
19. The structure of claim 16, wherein the first cladding 
layer is comprised of a grating selected from volume grat-
ings, surface-relief gratings, multiplexed volume gratings, 
double-sided surface relief gratings, and combinations 
thereof. 30 
20. The structure of claim 16, further comprising: 
a horizontal reflection absorption layer adjacent to the 
core layer. 
21. A structure of claim 16, wherein the structure for 
35 
optical clock distribution is included in a microelectronic 
device. 
22. A structure of claim 16, wherein the structure for 
optical clock distribution is included in an integrated optical 
device. 
23. A device, comprising: 
a structure having a core layer disposed on the back-side 
40 
of the structure, at least one vertical-to-horizontal input 
diffraction grating within the core layer, at least one 
horizontal-to-horizontal diffraction grating within the 45 
core layer, at least one horizontal-to-vertical diffraction 
output grating within the core layer, and at least one 
cladding layer engaging the core layer, 
wherein an optical clock signal is propagated in a plurality 
of directions, such that the clock signal is uniformly 50 
distributed vertically through the structure to the core 
layer, into the at least one vertical-to-horizontal input 
diffraction grating and is then distributed in a plurality 
of directions, such that the clock signal is uniformly 
distributed laterally through the at least one horizontal- 55 
to-horizontal diffraction grating to the at least one 
horizontal-to-vertical output diffraction grating, which 
distributes the optical clock signal in a plurality of 
directions, such that the clock signal is uniformly 
distributed vertically back through the structure sub- 60 
strate. 
24. The device of claim 23, wherein the structure for 
optical clock distribution is included in a microelectronic 
device. 
25. The device of claim 23, wherein the structure for 65 
optical clock distribution is included in an integrated optical 
device. 
29. The device of claim 23 further comprising: a vertical 
reflection absorption layer adjacent to the second cladding 
layer. 
30. The device of claim 29, wherein the vertical reflection 
absorption layer absorbs at an optical wavelength which is 
transparent to the device substrate. 
31. A method for fabricating a device having unfocused 
guided-wave optical clock distribution comprising: 
providing a substrate having a first cladding layer dis-
posed thereon; 
disposing a core layer on the first cladding layer; 
forming vertical-to-horizontal input diffraction gratings 
within the core layer; 
forming horizontal-to-horizontal diffraction gratings 
within the core layer; and 
forming horizontal-to-vertical output diffraction gratings 
within the core layer, 
disposing a second cladding layer on the core layer; and 
disposing a vertical reflection absorption layer on the 
second cladding layer, 
wherein at least one of the diffraction gratings is config-
ured to diffract a clock signal in a plurality of direc-
tions, such that the clock signal is uniformly distributed 
through the core layer. 
32. The method of claim 31, further comprising: 
etching away a portion of the core layer at the edges of the 
substrate and replacing it with a horizontal reflection 
absorption layer. 
33. The method of claim 31, wherein the device includes 
at least one detector. 
34. The method of claim 31, wherein the device includes 
an optical via and further comprises a packaging layer and 
a printed wiring board substrate. 
35. The method of claim 31, wherein the device includes 
an optical source. 
36. A method for fabricating a device having unfocused 
guided-wave optical clock distribution comprising: 
providing a substrate having a first cladding layer dis-
posed thereon; 
forming vertical-to-horizontal input diffraction gratings 
within the first cladding layer; 
forming horizontal-to-horizontal diffraction gratings 
within the first cladding layer; 
forming horizontal-to-vertical output diffraction gratings 
within the first cladding layer; 
disposing a core layer on the first cladding layer; 
disposing a second cladding layer on the core layer; and 
disposing a vertical reflection absorption layer on the 
second cladding layer, 
wherein at least one of the diffraction gratings is config-
ured to diffract a clock signal in a plurality of direc-
tions, such that the clock signal is uniformly distributed 
through the first cladding layer. 
37. A method for fabricating a device having unfocused 
guided-wave optical clock distribution comprising: 
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providing a substrate having a first cladding layer dis-
posed thereon; 
disposing a core layer on the first cladding layer; 
disposing a second cladding layer on the first cladding 
layer; 5 
forming vertical-to-horizontal input diffraction gratings 
within the second cladding layer; 
forming horizontal-to-horizontal diffraction gratings 
within the second cladding layer; 
forming horizontal-to-vertical output diffraction gratings 10 
within the second cladding layer; 
disposing a second cladding layer on the core layer; and 
disposing a vertical reflection absorption layer on the 
second cladding layer, 
wherein at least one of the diffraction gratings is config- 15 
ured to diffract a clock signal in a plurality of direc-
tions, such that the clock signal is uniformly distributed 
through the second cladding layer. 
38. A system for fabricating a device having back-side-
of-die, through-wafer optical clock distribution comprising: 20 
means for providing a substrate having a first cladding 
layer disposed thereon; 
means for disposing a core layer on the first cladding 
layer; 
means for forming vertical-to-horizontal input diffraction 25 
gratings within the core layer; 
means for forming horizontal-to-horizontal diffraction 
gratings within the core layer; 
means for forming horizontal-to-vertical output diffrac-
tion gratings within the core layer; 30 
means for disposing a second cladding layer on the core 
layer; and 
means for disposing a vertical reflection absorption layer 
on the second cladding layer, 
18 
wherein at least one of the diffraction gratings is config-
ured to diffract a clock signal in a plurality of direc-
tions, such that the clock signal is uniformly distributed 
through the core layer. 
39. A structure for unfocused guided-wave optical clock 
distribution, comprising: 
an integrated circuit device; 
a first cladding layer disposed on the back-side of the 
integrated circuit device; 
a core layer disposed on the first cladding layer, wherein 
the core layer includes at least one vertical-to-horizon-
tal input diffraction grating, at least one horizontal-to-
horizontal diffraction grating, and at least one horizon-
tal-to-vertical output diffraction grating, wherein an 
optical clock signal is propagated vertically through the 
structure substrate to the core layer, into the at least one 
vertical-to-horizontal input diffraction grating and is 
then distributed laterally through the at least one hori-
zontal-to-horizontal diffraction grating to the at least 
one horizontal-to-vertical output diffraction grating, 
which distributes the optical clock signal vertically 
back through the structure substrate; 
at least one chip-level optical via; and 
a printed wiring board substrate connected to the inte-
grated circuit device, 
wherein the first cladding layer is a write-wavelength 
vertical reflection absorption layer, 
wherein the at least one optical via is a dielectric filled 
through-wafer via, and wherein at least one of the 
diffraction gratings is configured to diffract a clock 
signal in a plurality of directions, such that the clock 
signal is uniformly distributed through the core layer. 
* * * * * 
UNITED STATES PATENT AND TRADEMARK OFFICE 
CERTIFICATE OF CORRECTION 
PATENT NO. : 7,016,569 B2 
APPLICATION NO. : 10/630411 
DATED : March 21, 2006 
INVENTOR(S) : Mule et al. 
Page 1 of 1 
It is certified that error appears in the above-identified patent and that said Letters Patent is 
hereby corrected as shown below: 
On the Title Page, Item ( 54 ), 
Amend the Title to read: "BACK-SIDE-OF-DIE, THROUGH-WAFER GUIDED-
W A VE OPTICAL CLOCK DISTRIBUTION NETWORKS, METHODS. OF 
FABRICATION THEREOF, AND USES THEREOF" 
Item (57) 
On line 6 of the Abstract, delete "an" and replace with --a--. 
Column 5, line 28, delete "1115" and replace with --115--. 
Column 15, delete the beginning of the claim "A structure" and replace with 
--The structure--. 
Column 15, delete the beginning of the claim "A structure" and replace with 
--The structure--. 
Signed and Sealed this 
Twenty-second Day of August, 2006 
JONW.DUDAS 
Director of the United States Patent and Trademark Office 
